[WebAssembly] Constant fold SIMD intrinsics: any/alltrue #148074

badumbatish · 2025-07-10T22:57:39Z

Constant fold SIMD wasm intrinsics: any/alltrue

Added test in llvm/test/Transforms/InstSimplify

Related to #55933

llvmbot · 2025-07-10T22:58:10Z

@llvm/pr-subscribers-llvm-transforms

@llvm/pr-subscribers-backend-webassembly

Author: jjasmine (badumbatish)

Changes

Constant fold SIMD wasm intrinsics: any/alltrue

Added test in llvm/test/CodeGen/WebAssembly/const_fold_simd_intrinsics.ll

Full diff: https://github.com/llvm/llvm-project/pull/148074.diff

2 Files Affected:

(modified) llvm/lib/Analysis/ConstantFolding.cpp (+12-1)
(added) llvm/test/CodeGen/WebAssembly/const_fold_simd_intrinsics.ll (+127)

diff --git a/llvm/lib/Analysis/ConstantFolding.cpp b/llvm/lib/Analysis/ConstantFolding.cpp
index 6e469c034d9c8..ddd3f137ad84d 100644
--- a/llvm/lib/Analysis/ConstantFolding.cpp
+++ b/llvm/lib/Analysis/ConstantFolding.cpp
@@ -1655,6 +1655,8 @@ bool llvm::canConstantFoldCallTo(const CallBase *Call, const Function *F) {
   case Intrinsic::arm_mve_vctp32:
   case Intrinsic::arm_mve_vctp64:
   case Intrinsic::aarch64_sve_convert_from_svbool:
+  case Intrinsic::wasm_alltrue:
+  case Intrinsic::wasm_anytrue:
   // WebAssembly float semantics are always known
   case Intrinsic::wasm_trunc_signed:
   case Intrinsic::wasm_trunc_unsigned:
@@ -2832,7 +2834,8 @@ static Constant *ConstantFoldScalarCall1(StringRef Name,
 
   // Support ConstantVector in case we have an Undef in the top.
   if (isa<ConstantVector>(Operands[0]) ||
-      isa<ConstantDataVector>(Operands[0])) {
+      isa<ConstantDataVector>(Operands[0]) ||
+      isa<ConstantAggregateZero>(Operands[0])) {
     auto *Op = cast<Constant>(Operands[0]);
     switch (IntrinsicID) {
     default: break;
@@ -2856,6 +2859,14 @@ static Constant *ConstantFoldScalarCall1(StringRef Name,
                                            /*roundTowardZero=*/true, Ty,
                                            /*IsSigned*/true);
       break;
+
+    case Intrinsic::wasm_anytrue:
+      return Op->isZeroValue() ? ConstantInt::get(Ty, 1)
+                               : ConstantInt::get(Ty, 0);
+
+    case Intrinsic::wasm_alltrue:
+      return Op->isAllOnesValue() ? ConstantInt::get(Ty, 1)
+                                  : ConstantInt::get(Ty, 0);
     }
   }
 
diff --git a/llvm/test/CodeGen/WebAssembly/const_fold_simd_intrinsics.ll b/llvm/test/CodeGen/WebAssembly/const_fold_simd_intrinsics.ll
new file mode 100644
index 0000000000000..4d29b82f64d0d
--- /dev/null
+++ b/llvm/test/CodeGen/WebAssembly/const_fold_simd_intrinsics.ll
@@ -0,0 +1,127 @@
+; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 5
+
+; RUN: opt -passes=instcombine -S < %s | FileCheck %s
+
+; Test that intrinsics wasm call are constant folded
+
+; all_one: a splat that is all one
+; not_all_one: a splat that is all one, except for 0 in the first location
+
+; all_zero: a splat that is all zero
+; not_all_zero: a splat that is all zero, except for 1 in the first location
+
+target triple = "wasm32-unknown-unknown"
+
+define void @all_true_splat_not_all_one(ptr %ptr) {
+; CHECK-LABEL: define void @all_true_splat_not_all_one(
+; CHECK-SAME: ptr [[PTR:%.*]]) {
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    ret void
+;
+  %a = tail call i32 @llvm.wasm.alltrue(<16 x i8> <i8 0, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1>)
+  store volatile i32 %a, ptr %ptr
+
+  %b = tail call i32 @llvm.wasm.alltrue(<8 x i16> <i16 0, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1>)
+  store volatile i32 %b, ptr %ptr
+
+  %c = tail call i32 @llvm.wasm.alltrue(<4 x i32> <i32 0, i32 1, i32 1, i32 1>)
+  store volatile i32 %c, ptr %ptr
+
+  %d = tail call i32 @llvm.wasm.alltrue(<2 x i64> <i64 0, i64 1>)
+  store volatile i32 %d, ptr %ptr
+
+  %e = tail call i32 @llvm.wasm.alltrue(<4 x i64> <i64 0, i64 1, i64 1, i64 1>)
+  store volatile i32 %e, ptr %ptr
+
+  ret void
+}
+
+define void @all_true_splat_one(ptr %ptr) {
+; CHECK-LABEL: define void @all_true_splat_one(
+; CHECK-SAME: ptr [[PTR:%.*]]) {
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    ret void
+;
+  %a = tail call i32 @llvm.wasm.alltrue(<16 x i8> <i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1>)
+  store volatile i32 %a, ptr %ptr
+
+  %b = tail call i32 @llvm.wasm.alltrue(<8 x i16> <i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1>)
+  store volatile i32 %b, ptr %ptr
+
+  %c = tail call i32 @llvm.wasm.alltrue(<4 x i32> <i32 1, i32 1, i32 1, i32 1>)
+  store volatile i32 %c, ptr %ptr
+
+  %d = tail call i32 @llvm.wasm.alltrue(<2 x i64> <i64 1, i64 1>)
+  store volatile i32 %d, ptr %ptr
+
+  %e = tail call i32 @llvm.wasm.alltrue(<4 x i64> <i64 1, i64 1, i64 1, i64 1>)
+  store volatile i32 %e, ptr %ptr
+
+  ret void
+}
+
+
+define void @any_true_splat_zero(ptr %ptr) {
+; CHECK-LABEL: define void @any_true_splat_zero(
+; CHECK-SAME: ptr [[PTR:%.*]]) {
+; CHECK-NEXT:    store volatile i32 1, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 1, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 1, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 1, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 1, ptr [[PTR]], align 4
+; CHECK-NEXT:    ret void
+;
+  %a = tail call i32 @llvm.wasm.anytrue(<16 x i8> <i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0>)
+  store volatile i32 %a, ptr %ptr
+
+  %b = tail call i32 @llvm.wasm.anytrue(<8 x i16> <i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0>)
+  store volatile i32 %b, ptr %ptr
+
+  %c = tail call i32 @llvm.wasm.anytrue(<4 x i32> <i32 0, i32 0, i32 0, i32 0>)
+  store volatile i32 %c, ptr %ptr
+
+  %d = tail call i32 @llvm.wasm.anytrue(<2 x i64> <i64 0, i64 0>)
+  store volatile i32 %d, ptr %ptr
+
+  %e = tail call i32 @llvm.wasm.anytrue(<4 x i64> <i64 0, i64 0, i64 0, i64 0>)
+  store volatile i32 %e, ptr %ptr
+
+  ret void
+}
+
+
+define void @any_true_splat_not_all_zero(ptr %ptr) {
+; CHECK-LABEL: define void @any_true_splat_not_all_zero(
+; CHECK-SAME: ptr [[PTR:%.*]]) {
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    ret void
+;
+  %a = tail call i32 @llvm.wasm.anytrue(<16 x i8> <i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0>)
+  store volatile i32 %a, ptr %ptr
+
+  %b = tail call i32 @llvm.wasm.anytrue(<8 x i16> <i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0>)
+  store volatile i32 %b, ptr %ptr
+
+  %c = tail call i32 @llvm.wasm.anytrue(<4 x i32> <i32 1, i32 0, i32 0, i32 0>)
+  store volatile i32 %c, ptr %ptr
+
+  %d = tail call i32 @llvm.wasm.anytrue(<2 x i64> <i64 1, i64 0>)
+  store volatile i32 %d, ptr %ptr
+
+  %e = tail call i32 @llvm.wasm.anytrue(<4 x i64> <i64 1, i64 0, i64 0, i64 0>)
+  store volatile i32 %e, ptr %ptr
+
+  ret void
+}

llvmbot · 2025-07-10T22:58:10Z

@llvm/pr-subscribers-llvm-analysis

Author: jjasmine (badumbatish)

Changes

Constant fold SIMD wasm intrinsics: any/alltrue

Added test in llvm/test/CodeGen/WebAssembly/const_fold_simd_intrinsics.ll

Full diff: https://github.com/llvm/llvm-project/pull/148074.diff

2 Files Affected:

(modified) llvm/lib/Analysis/ConstantFolding.cpp (+12-1)
(added) llvm/test/CodeGen/WebAssembly/const_fold_simd_intrinsics.ll (+127)

diff --git a/llvm/lib/Analysis/ConstantFolding.cpp b/llvm/lib/Analysis/ConstantFolding.cpp
index 6e469c034d9c8..ddd3f137ad84d 100644
--- a/llvm/lib/Analysis/ConstantFolding.cpp
+++ b/llvm/lib/Analysis/ConstantFolding.cpp
@@ -1655,6 +1655,8 @@ bool llvm::canConstantFoldCallTo(const CallBase *Call, const Function *F) {
   case Intrinsic::arm_mve_vctp32:
   case Intrinsic::arm_mve_vctp64:
   case Intrinsic::aarch64_sve_convert_from_svbool:
+  case Intrinsic::wasm_alltrue:
+  case Intrinsic::wasm_anytrue:
   // WebAssembly float semantics are always known
   case Intrinsic::wasm_trunc_signed:
   case Intrinsic::wasm_trunc_unsigned:
@@ -2832,7 +2834,8 @@ static Constant *ConstantFoldScalarCall1(StringRef Name,
 
   // Support ConstantVector in case we have an Undef in the top.
   if (isa<ConstantVector>(Operands[0]) ||
-      isa<ConstantDataVector>(Operands[0])) {
+      isa<ConstantDataVector>(Operands[0]) ||
+      isa<ConstantAggregateZero>(Operands[0])) {
     auto *Op = cast<Constant>(Operands[0]);
     switch (IntrinsicID) {
     default: break;
@@ -2856,6 +2859,14 @@ static Constant *ConstantFoldScalarCall1(StringRef Name,
                                            /*roundTowardZero=*/true, Ty,
                                            /*IsSigned*/true);
       break;
+
+    case Intrinsic::wasm_anytrue:
+      return Op->isZeroValue() ? ConstantInt::get(Ty, 1)
+                               : ConstantInt::get(Ty, 0);
+
+    case Intrinsic::wasm_alltrue:
+      return Op->isAllOnesValue() ? ConstantInt::get(Ty, 1)
+                                  : ConstantInt::get(Ty, 0);
     }
   }
 
diff --git a/llvm/test/CodeGen/WebAssembly/const_fold_simd_intrinsics.ll b/llvm/test/CodeGen/WebAssembly/const_fold_simd_intrinsics.ll
new file mode 100644
index 0000000000000..4d29b82f64d0d
--- /dev/null
+++ b/llvm/test/CodeGen/WebAssembly/const_fold_simd_intrinsics.ll
@@ -0,0 +1,127 @@
+; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 5
+
+; RUN: opt -passes=instcombine -S < %s | FileCheck %s
+
+; Test that intrinsics wasm call are constant folded
+
+; all_one: a splat that is all one
+; not_all_one: a splat that is all one, except for 0 in the first location
+
+; all_zero: a splat that is all zero
+; not_all_zero: a splat that is all zero, except for 1 in the first location
+
+target triple = "wasm32-unknown-unknown"
+
+define void @all_true_splat_not_all_one(ptr %ptr) {
+; CHECK-LABEL: define void @all_true_splat_not_all_one(
+; CHECK-SAME: ptr [[PTR:%.*]]) {
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    ret void
+;
+  %a = tail call i32 @llvm.wasm.alltrue(<16 x i8> <i8 0, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1>)
+  store volatile i32 %a, ptr %ptr
+
+  %b = tail call i32 @llvm.wasm.alltrue(<8 x i16> <i16 0, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1>)
+  store volatile i32 %b, ptr %ptr
+
+  %c = tail call i32 @llvm.wasm.alltrue(<4 x i32> <i32 0, i32 1, i32 1, i32 1>)
+  store volatile i32 %c, ptr %ptr
+
+  %d = tail call i32 @llvm.wasm.alltrue(<2 x i64> <i64 0, i64 1>)
+  store volatile i32 %d, ptr %ptr
+
+  %e = tail call i32 @llvm.wasm.alltrue(<4 x i64> <i64 0, i64 1, i64 1, i64 1>)
+  store volatile i32 %e, ptr %ptr
+
+  ret void
+}
+
+define void @all_true_splat_one(ptr %ptr) {
+; CHECK-LABEL: define void @all_true_splat_one(
+; CHECK-SAME: ptr [[PTR:%.*]]) {
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    ret void
+;
+  %a = tail call i32 @llvm.wasm.alltrue(<16 x i8> <i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1, i8 1>)
+  store volatile i32 %a, ptr %ptr
+
+  %b = tail call i32 @llvm.wasm.alltrue(<8 x i16> <i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1>)
+  store volatile i32 %b, ptr %ptr
+
+  %c = tail call i32 @llvm.wasm.alltrue(<4 x i32> <i32 1, i32 1, i32 1, i32 1>)
+  store volatile i32 %c, ptr %ptr
+
+  %d = tail call i32 @llvm.wasm.alltrue(<2 x i64> <i64 1, i64 1>)
+  store volatile i32 %d, ptr %ptr
+
+  %e = tail call i32 @llvm.wasm.alltrue(<4 x i64> <i64 1, i64 1, i64 1, i64 1>)
+  store volatile i32 %e, ptr %ptr
+
+  ret void
+}
+
+
+define void @any_true_splat_zero(ptr %ptr) {
+; CHECK-LABEL: define void @any_true_splat_zero(
+; CHECK-SAME: ptr [[PTR:%.*]]) {
+; CHECK-NEXT:    store volatile i32 1, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 1, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 1, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 1, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 1, ptr [[PTR]], align 4
+; CHECK-NEXT:    ret void
+;
+  %a = tail call i32 @llvm.wasm.anytrue(<16 x i8> <i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0>)
+  store volatile i32 %a, ptr %ptr
+
+  %b = tail call i32 @llvm.wasm.anytrue(<8 x i16> <i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0>)
+  store volatile i32 %b, ptr %ptr
+
+  %c = tail call i32 @llvm.wasm.anytrue(<4 x i32> <i32 0, i32 0, i32 0, i32 0>)
+  store volatile i32 %c, ptr %ptr
+
+  %d = tail call i32 @llvm.wasm.anytrue(<2 x i64> <i64 0, i64 0>)
+  store volatile i32 %d, ptr %ptr
+
+  %e = tail call i32 @llvm.wasm.anytrue(<4 x i64> <i64 0, i64 0, i64 0, i64 0>)
+  store volatile i32 %e, ptr %ptr
+
+  ret void
+}
+
+
+define void @any_true_splat_not_all_zero(ptr %ptr) {
+; CHECK-LABEL: define void @any_true_splat_not_all_zero(
+; CHECK-SAME: ptr [[PTR:%.*]]) {
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    store volatile i32 0, ptr [[PTR]], align 4
+; CHECK-NEXT:    ret void
+;
+  %a = tail call i32 @llvm.wasm.anytrue(<16 x i8> <i8 1, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0>)
+  store volatile i32 %a, ptr %ptr
+
+  %b = tail call i32 @llvm.wasm.anytrue(<8 x i16> <i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0>)
+  store volatile i32 %b, ptr %ptr
+
+  %c = tail call i32 @llvm.wasm.anytrue(<4 x i32> <i32 1, i32 0, i32 0, i32 0>)
+  store volatile i32 %c, ptr %ptr
+
+  %d = tail call i32 @llvm.wasm.anytrue(<2 x i64> <i64 1, i64 0>)
+  store volatile i32 %d, ptr %ptr
+
+  %e = tail call i32 @llvm.wasm.anytrue(<4 x i64> <i64 1, i64 0, i64 0, i64 0>)
+  store volatile i32 %e, ptr %ptr
+
+  ret void
+}

badumbatish · 2025-07-10T23:01:22Z

test not behaving as expected, i'll redo before pinging

github-actions · 2025-07-11T01:17:11Z

✅ With the latest revision this PR passed the C/C++ code formatter.

badumbatish · 2025-07-11T21:51:28Z

@dschuff @sparker-arm hi there, can I have some reviews @ the PR? tysm

llvm/test/CodeGen/WebAssembly/const_fold_simd_intrinsics.ll

lukel97

LGTM, thanks

badumbatish added 2 commits July 10, 2025 15:53

Precommit test for const fold wasm intrinsics for any/all true.

637e45c

Added support for constant folding of wasm anytrue/alltrue

e27f5bc

llvmbot added backend:WebAssembly llvm:analysis Includes value tracking, cost tables and constant folding labels Jul 10, 2025

Fix logic error in wasm_all_true, update tests

e8d1ff2

badumbatish added 2 commits July 10, 2025 18:43

Fix code formatting error

06b2e11

Remove tail from tail call

2a3f33a

dschuff approved these changes Jul 11, 2025

View reviewed changes

lukel97 reviewed Jul 12, 2025

View reviewed changes

llvm/test/CodeGen/WebAssembly/const_fold_simd_intrinsics.ll Outdated Show resolved Hide resolved

Move test from codegen to transform/, use instsimplify

e8c031c

llvmbot added llvm:instcombine Covers the InstCombine, InstSimplify and AggressiveInstCombine passes llvm:transforms labels Jul 13, 2025

badumbatish changed the title ~~[WASM] Constant fold SIMD wasm intrinsics: any/alltrue~~ [WebAssembly] Constant fold SIMD wasm intrinsics: any/alltrue Jul 13, 2025

badumbatish changed the title ~~[WebAssembly] Constant fold SIMD wasm intrinsics: any/alltrue~~ [WebAssembly] Constant fold SIMD intrinsics: any/alltrue Jul 13, 2025

Move test case to dedicated web assembly folder in constprop/

13b5ea6

lukel97 approved these changes Jul 14, 2025

View reviewed changes

lukel97 merged commit 18286e0 into llvm:main Jul 14, 2025
9 checks passed

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

Uh oh!

[WebAssembly] Constant fold SIMD intrinsics: any/alltrue #148074

[WebAssembly] Constant fold SIMD intrinsics: any/alltrue #148074

Uh oh!

badumbatish commented Jul 10, 2025 •

edited

Loading

Uh oh!

llvmbot commented Jul 10, 2025 •

edited

Loading

Uh oh!

llvmbot commented Jul 10, 2025

Uh oh!

badumbatish commented Jul 10, 2025

Uh oh!

github-actions bot commented Jul 11, 2025 •

edited

Loading

Uh oh!

badumbatish commented Jul 11, 2025

Uh oh!

Uh oh!

lukel97 left a comment

Uh oh!

Uh oh!

Reviewers

Assignees

Labels

Projects

Milestone

Development

Uh oh!

4 participants

[WebAssembly] Constant fold SIMD intrinsics: any/alltrue #148074

[WebAssembly] Constant fold SIMD intrinsics: any/alltrue #148074

Uh oh!

Conversation

badumbatish commented Jul 10, 2025 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

Uh oh!

llvmbot commented Jul 10, 2025 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

Uh oh!

llvmbot commented Jul 10, 2025

Uh oh!

badumbatish commented Jul 10, 2025

Uh oh!

github-actions bot commented Jul 11, 2025 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

Uh oh!

badumbatish commented Jul 11, 2025

Uh oh!

Uh oh!

lukel97 left a comment

Choose a reason for hiding this comment

Uh oh!

Uh oh!

Reviewers

Assignees

Labels

Projects

Milestone

Development

Uh oh!

4 participants

badumbatish commented Jul 10, 2025 •

edited

Loading

llvmbot commented Jul 10, 2025 •

edited

Loading

github-actions bot commented Jul 11, 2025 •

edited

Loading